

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**  
(Use as many sheets as necessary)



Complete if Known

Application Number	10/027237
Filing Date	20, 2002
First Named Inventor	Zaboronski, Oleg
Group Art Unit	2819
Examiner Name	Unknown

Sheet 1 of 2

Attorney Docket No: 01365.059US1

**US PATENT DOCUMENTS**

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
Men	US-3634658	01/11/1972	Brown, Richard R.	235	92LG	3/19/1970
	US-3757098	09/04/1973	Wright, Carl M.	235	175	05/12/1972
	US-4463344	07/31/1984	Adler, R. L., et al	340	347 DD	12/31/1981
	US-4596256	06/24/1986	Ascher, Gilles, et al	128	710	01/26/1984
	US-4607176	08/19/1986	Burrows, James L., et al	307	449	08/22/1984
	US-4993421	02/19/1991	Thornton, William E.	128	670	07/20/1990
	US-5095457	03/10/1992	Ho-sun, Jeong	364	758	02/01/1990
	US-5175862	12/29/1992	Phelps, Andrew E., et al	395	800	06/11/1990
	US-5363099	11/08/1994	Allen, J. D.	341	107	10/04/1993
	US-5475388	12/12/1995	Gormish, M. J., et al	341	107	10/22/1993
	US-5712792	01/27/1998	Yamashita, Shunzo, et al	364	489	04/17/1996
	US-5995029	11/30/1999	Ryu, Myung S.	341	101	10/29/1997
	US-6173414	01/09/2001	Zumkehr, J. F., et al	714	6	05/12/1998
	US-D341423	11/16/1993	Bible, C.	D24	167	02/14/1991
	US-D377983	02/11/1997	Sabri, M., et al	D24	167	09/13/1995
	US-D407159	03/23/1999	Roberg, Anne-Marie	D24	167	04/30/1998

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
Men	GB-2365636	02/20/2002	Rumynin, D., et al	G06F	7/60	
	GB-2365637	02/20/2002	Dmitriy, R.	G06F	7/60	
	WO-02/12995	02/14/2002	Meulemans, P.	G06F	7/00	
	EP-0741354	11/06/1996	Ichikawa, Takeshi	G06F	7/50	
	GB-2016181	09/19/1979	Gajski, Daniel D.	G06F	7/39	
	GB-2062310	05/20/1981	Ohhashi, Masahide, et al	G06F	7/52	
	FR-2475250	08/07/1981	Houdard, Jean-Pierre, et al	G06F	7/38	With English Abstract

**OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
Men		BOOTH, A. D., "A Signed Binary Multiplication Technique", Oxford University Press, Reprinted from Q. J. Mech. Appl. Math. 4:236-240, (1951), pp. 100-104	
Men		DADDA, L., "On Parallel Digital Multipliers", Associazione Elettrotecnica ed Elettronica Italiana, Reprinted from Alta Freq. 45:574-580, (1976), pp. 126-132	

EXAMINER

Men

DATE CONSIDERED

1/2005

Substitute Disclosure Statement Form (PTO-1449)

\* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (Use as many sheets as necessary)		Complete if Known <b>Application Number</b> 10/027237 <b>Filing Date</b> 20, 2002 <b>First Named Inventor</b> Zaboronski, Oleg <b>Group Art Unit</b> 2819 <b>Examiner Name</b> Unknown	
Sheet 2 of 2		Attorney Docket No: 01365.059US1	

### OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
Man		DADDA, L., "Some Schemes for Parallel Multipliers", <u>Associazione Elettrotecnica ed Elettronica Italiana</u> , Reprinted from <u>Alta Freq.</u> 34:349-356, (1965), pp. 118-125	
		DE MICHELI, G., et al, "Optimal State Assignment for Finite State Machines", <u>IEEE Transactions on Computer-Aided Design</u> , Vol. CAD-4 (3), (July 1985), pp. 269-284	
		FLEISHER, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations", <u>IBM Research Center, RC-289, Research Report</u> , (July 18, 1960), 22 pages	
		FOSTER, C.C., "Counting Responders in an Associative Memory", <u>The Institute of Electrical and Electronics Engineers, Inc.</u> , Reprinted, with permission, from <u>IEEE Trans. Comput.</u> C-20: 1580-1583, (1971), pp. 86-89	
		HO, I.T., et al, "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", <u>The Institute of Electrical and Electronics Engineers, Inc.</u> , Reprinted, with permission from <u>IEEE Trans. Comput.</u> C-22: 762-767, (1973), pp. 80-85	
		JONES, R.F., et al, "Parallel Counter Implementation", <u>Conf. Rec. 26th Asilomar Conf. Signals, Systems &amp; Computers</u> , Vol. 1, ISBN 0-8186-3160-0, (1992), pp. 381-385	
		KOC, C.K., "High-Speed RSA Implementation", available at <a href="ftp://ftp.rsasecurity.com/pub/pdfs/tr201.pdf">ftp://ftp.rsasecurity.com/pub/pdfs/tr201.pdf</a> , Version 2.0, (November, 1994), 73 pages	
		KOC, C.K., "RSA Hardware Implementation", available at <a href="ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf">ftp://ftp.rsasecurity.com/pub/pdfs/tr801.pdf</a> , Version 1.0, (August, 1995), 30 pages	
		MONTEIRO, J., et al, "Bitwise Encoding of Finite State Machines", <u>Proceedings of the 7th International Conference on VLSI Design</u> , (Jan. 1994), pp. 379-382	
		SWARTZLANDER, E. E., "Parallel Counters", <u>Institute of Electrical and Electronic Engineers, Inc.</u> , Reprinted, with permission from <u>IEEE Trans. Comput.</u> C-22:1021-1024, (1973), pp. 90-93	
		VILLA, T., et al, "NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation", <u>IEEE Transactions on Computer-Aided Design</u> , Vol. 9, No. 9, (September 1990), pp. 905-924	
↓		WALLACE, C.S., "A Suggestion for a Fast Multiplier", <u>IEEE Transactions on Electronic Computers</u> , Vol. EC-13, (February, 1964), pp. 14-17	

EXAMINER

Man

DATE CONSIDERED

1/2005

Substitute Disclosure Statement Form (PTO-1449)

\* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached